Audio sound processor with **BBE**^{*} BH3868BFS

BH3868BFS is a Audio sound processor IC developed for TV. This IC is built-in volume, balance, tone, surround, BBE processor and AGC. This IC can be easily controlled by tow-wire serial control (I²C BUS).

 \ast BBE is a registered trade mark of BBE Sound Inc. Note : I^2C BUS is a registered trade mark of Philips.

Applications

Suitable for TV, TV-radio, PC-TV, mini-component and car audio system, etc.

Features

- 1) Volume (main volume), balance (right/left), tone (bass and treble), surround (mode and effect), BBE processor (effect) can be controlled by I²C-BUS.
- 2) Volume is VCA with low distortion rate and low noise and can restrain the step noise.
- 3) The reference voltage source is stable, only a few external devices are required because I/O buffer is contained, and the package is suitable for space-saving design for SSOP-A32.
- 4) Sound spread can be controlled by the matrix surround and effect adjustment.
- 5) The built-in AGC circuit can absorb the volume difference between input sources.
- 6) The contained BBE processor, which reproduce an original sound, controls the effect.


Absolute maximum ratings (Ta=25°C)


Parameter	Symbol	Limits	Unit
Impressed voltage	Vcc	10.0	V
Power dissipation	Pd	850*	mW
Operating temperature range	Topr	-40 to +85	°C
Storage temperature range	Tstg	-55 to +150	°C

 \ast When mounted on a glass epoxy board 70mm \times 70mm \times 1.6mm. Reduced by 6.8mW for each increase in Ta of 1°C over 25°C.

Recommended operating conditions (Ta=25°C)

Parameter	Symbol	Min.	Тур.	Max.	Unit
Power supply voltage	Vcc	7.0	-	9.5	V






Pin	descriptions
• 1 III	acochiptions

Pin No.	Pin name	Function			
1	GND	Ground terminal			
2	LS1	ALC detector terminal at suppression side			
3	LS2	ALC detector terminal at amplification side			
4	SOUT	Surround signal output terminal			
5	IN2	2ch sound signal input terminal			
6	BBASA2	2chBBE contour frequency setting terminal			
7	BBASB2	2chBBE contour frequency setting terminal			
8	BTREA2	2chBBE process frequency setting terminal			
9	BTREB2	2chBBE process frequency setting terminal			
10	BAS2	2ch bass fc setting terminal			
11	TRE2	2ch treble fc setting terminal			
12	OUT2	2ch sound signal output terminal			
13	VC2	2ch volume control terminal			
14	тс	Treble control terminal			
15	Vcc	Power supply terminal			
16	CHIP	Chip select terminal			
17	SCL	I ² C clock input terminal			
18	SDA	I ² C data input terminal			
19	BC	Bass control terminal			
20	VC1	1ch volume control terminal			
21	OUT1	1ch sound signal output terminal			
22	TRE1	1ch treble fc setting terminal			
23	BAS1	1ch bass fc setting terminal			
24	BTREB1	1chBBE process frequency setting terminal			
25	BTREA1	1chBBE process frequency setting terminal			
26	BBASB1	1chBBE contour frequency setting terminal			
27	BBASA1	1chBBE contour frequency setting terminal			
28	IN1	1ch sound signal input terminal			
29	PS1	1st phase shift setting terminal			
30	PS2	2nd phase shift setting terminal			
31	AGCADJ	AGC suppression level setting terminal			
32	FILTER	Filter terminal			

Input output circuits

The terminal voltage shall be on when the data 0V volume=minimum, tone=flat, BBE=OFF, surround=OFF and AGC=OFF after the power supply Vcc=9.0(V) has been turned on, and any external devices shall comply with the measurement circuit diagram.



ROHM

BH3868BFS

Pin. No	Pin name	Terminal voltage	Equivalent circuit	Description
6 27	BBASA2 BBASA1	4.5V	Vcc O Gpin 27pin GND O	Terminal to set a contour frequency of BBE.
7 26	BBASB2 BBASB1	4.5V	Vcc 200 7pin 26pin 200 300 4 200 200	Terminal to set a contour frequency of BBE.
8 25	BTREA2 BTREA1	4.5V	Vcc O 8pin 25pin 25pin 21.5k	Terminal to set a process frequency of BBE.
9 24	BTREB2 BTREB1	4.5V	Vcc O 200 9pin 24pin GND O	Terminal to set a process frequency of BBE.

ROHM

Pin. No	Pin name	Terminal voltage	Equivalent circuit	Description
10 23	BAS2 BAS1	4.5V	Vcc O	Terminal to the cutoff frequency of bass tone control.
11 22	TRE2 TRE1	4.5V	Vcc O	Terminal to the cutoff frequency of treble tone control.
12 21	OUT2 OUT1	4.5V	Vcc O 200 12pin 21pin 200 GND O	Terminal for sound signal output.
13 20	VC2 VC1	0V	Vcc O	Terminal equipped with an external circuit to prevent a shock sound upon volume switching.

Pin. No	Pin name	Terminal voltage	Equivalent circuit	Description
14 19	TC BC	1.94V	Vcc 14pin 19pin GND O	Terminal equipped with an external circuit to prevent a shock sound upon tone switching.
16	CHIP	_	Vcc O 16pin 250k GND O	Chip select terminal.
17	SCL	_	Vcc O	Clock input terminal for I ² C BUS controller.
18	SDA	_	Vcc O 18pin SND O	Data input terminal for I ² C BUS controller.

Pin. No	Pin name	Terminal voltage	Equivalent circuit	Description
29	PS1	4.5V	Vcc O 29pin 18k 18k 18k 18k 10k GND O	Terminal to set the 1st phase shift.
30	PS2	4.5V	Vcc O 30pin S18k S	Terminal to set the 2nd phase shift.
31	AGCADJ	_	Vcc O 20k 31pin GND O Vcc O 20k 20k 31pin 0 0 0 0 0 0 0 0 0 0 0 0 0	Terminal to set the cut levle of AGC.
32	FILTER	4.5V	Vcc 32pin GND S0k 50k	Filter terminal.

•Electrical characteristics

(unless otherwise noted, Ta=25°C, Vcc=9V, f=1kHz, BW=20kHz, VOL=MAX, surround = OFF, TONE=FLAT, AGC=OFF, BBE=OFF, AGCADJ=3.45V, RR=600 Ω , RL=10k Ω)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions	
Current upon no signal	la	-	30	45	mA	No signal	
Maximum input	VIM	2.8	3.0	-	Vrms	THD=1%, VOL=-20dB (ATT)	
Maximum output	Vом	2.2	2.5	-	Vrms	THD=1%	
Voltage gain	Gv	-1.5	0	1.5	dB	VIN=1Vrms	
Maximum attenuation	ATT	90	110	-	dB	V _{IN} =1Vrms	
Cross-talk	Vст	70	80	-	dB	VIN=1Vrms	
Dana anatal manaz	VBMax.	12	15	18	dB	100Hz, VIN=100mVrms	
Bass control range	VBMin.	-18	-15	-12	dB	100Hz, VIN=100mVrms	
Table control and a	VTMax.	12	15	18	dB	10kHz, VIN=100mVrms	
Treble control range	VTMin.	-18	-15	-12	dB	10kHz, VIN=100mVrms	
Surround effect control range	Gsr	7	10	13	dB	Vin=1Vrms	
BBE Contour control range	Gps	9	10	11	dB	100Hz, VIN=100mVrms	
BBE Process control range	Gph	9	10	11	dB	10kHz, VIN=100mVrms	
AGC I/O level 1	AGC1	0.7	1.0	1.4	mVrms	VIN=1.0mVrms	
AGC I/O level 2	Agc2	50	75	100	mVrms	VIN=50mVrms	
AGC I/O level 3	Адсз	150	200	250	mVrms	VIN=200mVrms	
AGC I/O level 4	Agc4	200	280	360	mVrms	VIN=1.0Vrms	
Total harmonic distortion	THD	_	0.01	0.1	%	Vo=0.5Vrms, BPF=400Hz~30kHz	
Output noise voltage	V _{NO1}	-	48	75	μVrms	No signal, VOL=Max. Rg=0 *	
Residual output noise voltage	VMNO	-	2.5	10	μVrms	No signal, VOL=-∞, Rg=0 *	
Channel balance	GCA	-1.5	0	1.5	dB	Measured based on CH1.	
Input impedance	Rin	20	30	40	kΩ	f=1kHz	
Output impedance	Rout	_	-	10	Ω	f=1kHz	
Ripple rejection	RR	40	-	-	V	f=100Hz, Vrr=100mVrms	
Input voltage "H"	Vін	3	5	5.5	V	SCL, SDA	
Input voltage "L"	VIL	-0.5	0	1.5	V	SCL, SDA	

Measured by VP-9690A of Matsushita (detection of mean value and indication of root-mean-value).
 Radiation resistance is not included in the design.
 The I/O phase of signal is the same.

Control signal specification

(1) Electrical specifications and timing for bus lines and I/O stages




Fig.1 Definition of timing on the I²C BUS

Table B Chara	cteristics of the SDA and SCL bus lines for I ² C BUS devices
---------------	--

Parameter	Symbol	Min.	Max.	Unit
SCL clock fequency	fscL	0	100	kHz
Bus free time between a STOP and START condition	t BUF	4.7	-	μs
Hold time (repeated) START condition. After this period, the first clock pulse is generated	thd ; sta	4.0	_	μs
LOW period of the SCL clock	tLOW	4.7	-	μs
HIGH period of the SCL clock	tніgн	4.0	-	μs
Set-up time for a repeated START condition	tsu ; sta	4.7	-	μs
Data hold time	thd ; dat	0*	-	μs
Data set-up time	tsu ; dat	250	-	ns
Rise time of both SDA and SCL signals	tr	-	1000	ns
Fall time of both SDA and SCL signals	t⊧	-	300	ns
Set-up time for STOP condition	tsu ; sтo	4.0	-	μs
Capacitive load for each bus line	Cb	-	400	pF

All values referred to VIH min. and VIL max. Levels (see Table C). * A device must internally provide a hold time of at least 300ns for the SDA signal (referred to the VIH min. of the SCL signal) in order to bridge the undefined region of the falling edge of SCL.

ROHM

Parameter	Symbol	Min.	Max.	Unit
LOW level input voltage :				
fixed input levels	VIL	-0.5	1.5	V
VDD-related input levels		(-0.5)	(0.3 Vdd)	
HIGH level input voltage :				
fixed input levels	Vін	3.0	*1	V
VDD-related input levels		(0.7 Vdd)	(*1)	
Hysteresis of Schmitt trigger inputs :				
Fixed input levels	Vhys	n/a	n/a	V
VDD-related input levels		(n/a)	(n/a)	
Pulse width of spikes which must be suppressed by the input filter.	tsp	n/a	n/a	ns
LOW level output voltage (open drain or open collector) :				
at 3mA sink current	Vol1	0	0.4	V
at 6mA sink current	(Vol2)	(n/a)	(n/a)	
Output fall time from $V_{\text{IH min.}}$ to $V_{\text{IL max.}}$ with a bus capacitance from 10pF to 400pF :				
with up to 3mA sink current at VoL1	tor	-	250*2	ns
with up to 6mA sink current at VoL2		(n/a)	(n/a)	
Input current each I/O pin with an input voltage between 0.4V and 0.9 VDDmax.	h	-10	10	μA
Capacitance for each I/O pin.	Cı	-	10	pF

Table C Characteristics of the SDA and SCL I/O stages for I²C BUS devices

n/a = not applicable

*1 maximum VIH=VDDmax. + 0.5V

*1 Induition VIE-VIDIAL + 0.50 *2 Cb-capacitance of one bus line in pF. Note that the maximum tr for the SDA and SCL bus lines quoted in Table B (300ns) is longer than the specified maximum tor for the output stages (250ns). This allows series protection resistors (Rs) to be connected between the SDA/SCL pins and the SDA/SCL bus lines as shown in Fig.1 without exceeding the maximum specified tr.

The above-mentioned characteristics are theoretical values based on IC design and the delivery inspection does not guarantee anything. If any trouble is made, we will take necessary arrangements and actions in our faith.

(2) I ² C BU	S forma	at										
	MSE	3	LSB		MSB	LSB		MSB	LSB			
	S	Slave Address		А	Select Address		А	Data		А	Ρ	
	1bit	8bit		1bit	8bit		1bit	8bit		1bit	1bit	
	•S		=Sta	rt co	ndition (Recognition o	of sta	rt bi	t)				
	• Sla	ave Address			ition of IC. The high c			,				
			The least significant bit is "L" for writing.									
	•A		=Acknowledge bit (Recognition of acknowledgement)									
	• Se	lect Address	=Selection of 1ch volume, 2ch volume, BBE effect, bass+BBE, treble+MUTE and AGC+matrix surround.								1UTE and	
	• Da	ta	=Dat	a on	volume and tone.							
	۰P		=Sto	р со	ndition (Recognition o	of sto	p bi	t)				
		BH3868BFS n to Vcc										
		1	MSB					LSB				

MSB							LSB
D7	D6	D5	D4	D3	D2	D1	R/W
1	0	0	0	0	0	1	0

Making 16pin OPEN

MSB							LSB
D7	D6	D5	D4	D3	D2	D1	R/W
1	0	0	0	0	0	0	0

(3) Setting of Select Address

	Parameter	MSB							LSB
	Falameter	D7	D6	D5	D4	D3	D2	D1	D0
0	1ch Volume	0	0	0	0	0	0	0	0
1	2ch Volume	0	0	0	0	0	0	0	1
2	BBE Processor	0	0	0	0	0	0	1	0
3	BBE, Bass	0	0	0	0	0	0	1	1
4	MUTE, Treble	0	0	0	0	0	1	0	0
5	AGC, Surround	0	0	0	0	0	1	0	1

Upon transferring consecutive data, the select address circulates because of the automatic increment function as follows: $0 \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 4 \rightarrow 5$

The circulation starts from the select address specified first. It doesn't patrol from selection address 5 to selection address 0.

(4) Data Configuration

		MSB							LSB
	Parameter	D7	D6	D5	D4	D3	D2	D1	D0
0	1ch Volume	1ch Volume							
1	2ch Volume		2ch Volume						
2	BBE Processor		Pro	cess			Cor	ntour	
3	BBE, Bass	BBE				Bass			
4	MUTE, Treble	MUTE	JTE Treble						
5	AGC, Surround	AGC	SON SSTE SMON LOOP Surround Effect					ect	

Volume :	all H : all L :	ATT 0dB ATT -∞dB
BBE Processor :	all H : all L :	Max. Min.
Bass / Treble :	all H : all L :	Max. Min.
Surround Effect :	all H : all L :	Max. Min.
BBE : AGC : MUTE : LOOP : SSTE : SMON : SON :	H : ON H : ON H : ON H : ON H : ON H : ON H : ON	L : OFF L : OFF(AGC : Auto Gain Control) L : OFF L : OFF(LOOP : surround effect enhanceer) L : OFF(SSTE : Surround STEreo) L : OFF(SMON : Surround MONoral) L : OFF(SON : Surround ON)

Note : It is advisable to apply MUTE upon switching the mode and gain of BBE and SURROUND.

Audio ICs

Gain (dB)	Hex. Notation	D7	D6	D5	D4	D3	D2	D1	D0
0	FFH	1	1	1	1	1	1	1	1
-1	EAH	1	1	1	0	1	0	1	0
-2	DFH	1	1	0	1	1	1	1	1
-3	D6H	1	1	0	1	0	1	1	0
-4	CFH	1	1	0	0	1	1	1	1
-5	C8H	1	1	0	0	1	0	0	0
-6	C2H	1	1	0	0	0	0	1	0
-7	B9H	1	0	1	1	1	0	0	1
-8	B8H	1	0	1	1	1	0	0	0
-9	B3H	1	0	1	1	0	0	1	1
–10	AEH	1	0	1	0	1	1	1	0
–11	AAH	1	0	1	0	1	0	1	0
–12	A6H	1	0	1	0	0	1	1	0
-13	A2H	1	0	1	0	0	0	1	0
-14	9EH	1	0	0	1	1	1	1	0
–15	9AH	1	0	0	1	1	0	1	0
-16	96H	1	0	0	1	0	1	1	0
-17	93H	1	0	0	1	0	0	1	1
-18	90H	1	0	0	1	0	0	0	0
-19	8CH	1	0	0	0	1	1	0	0
-20	89H	1	0	0	0	1	0	0	1
-22	83H	1	0	0	0	0	0	1	1
-24	7DH	0	1	1	1	1	1	0	1
-26	78H	0	1	1	1	1	0	0	0
-28	72H	0	1	1	1	0	0	1	0
-30	6DH	0	1	1	0	1	1	0	1
-32	68H	0	1	1	0	1	0	0	0
-34	64H	0	1	1	0	0	1	0	0
-36	5FH	0	1	0	1	1	1	1	1
-38	5BH	0	1	0	1	1	0	1	1
-40	57H	0	1	0	1	0	1	1	1
-42	52H	0	1	0	1	0	0	1	0
-44	4FH	0	1	0	0	1	1	1	1
-46	4BH	0	1	0	0	1	0	1	1
-48	47H	0	1	0	0	0	1	1	1
-50	42H	0	1	0	0	0	0	1	0
-52	40H	0	1	0	0	0	0	0	0
-54	3DH	0	0	1	1	1	1	0	1
-56	3AH	0	0	1	1	1	0	1	0
-58	37H	0	0	1	1	0	1	1	1
-60	34H	0	0	1	1	0	1	0	0

Volume Gain setting list



Audio ICs

Gain (dB)	Hex. Notation	D7	D6	D5	D4	D3	D2	D1	D0
-62	32H	0	0	1	1	0	0	1	0
-64	2FH	0	0	1	0	1	1	1	1
-66	2DH	0	0	1	0	1	1	0	1
-68	2AH	0	0	1	0	1	0	1	0
-70	28H	0	0	1	0	1	0	0	0
-72	26H	0	0	1	0	0	1	1	0
-74	24H	0	0	1	0	0	1	0	0
-76	22H	0	0	1	0	0	0	1	0
-78	20H	0	0	1	0	0	0	0	0
-80	1EH	0	0	0	1	1	1	1	0
-82	1DH	0	0	0	1	1	1	0	1
-84	1BH	0	0	0	1	1	0	1	1
-∞	00H	0	0	0	0	0	0	0	0

Treble / Bass setting list

Treble Gain

Gain (dB)	Hex. Notation	D6	D5	D4	D3	D2	D1	D0
+15	7FH	1	1	1	1	1	1	1
+15	3FH	0	1	1	1	1	1	1
+14	36H	0	1	1	0	1	1	0
+12	32H	0	1	1	0	0	1	0
+10	2FH	0	1	0	1	1	1	1
+8	2DH	0	1	0	1	1	0	1
+6	2BH	0	1	0	1	0	1	1
+4	29H	0	1	0	1	0	0	1
+2	26H	0	1	0	0	1	1	0
0	20H	0	1	0	0	0	0	0
-2	1AH	0	0	1	1	0	1	0
-4	17H	0	0	1	0	1	1	1
-6	15H	0	0	1	0	1	0	1
-8	13H	0	0	1	0	0	1	1
-10	11H	0	0	1	0	0	0	1
-12	0EH	0	0	0	1	1	1	0
-14	0AH	0	0	0	1	0	1	0
-15	00H	0	0	0	0	0	0	0

Audio ICs

Bass Gain	I							
Gain (dB)	Hex. Notation	D6	D5	D4	D3	D2	D1	D0
+15	7FH	1	1	1	1	1	1	1
+15	3FH	0	1	1	1	1	1	1
+14	36H	0	1	1	0	1	1	0
+12	32H	0	1	1	0	0	1	0
+10	2FH	0	1	0	1	1	1	1
+8	2DH	0	1	0	1	1	0	1
+6	2BH	0	1	0	1	0	1	1
+4	29H	0	1	0	1	0	0	1
+2	26H	0	1	0	0	1	1	0
0	20H	0	1	0	0	0	0	0
-2	1AH	0	0	1	1	0	1	0
-4	17H	0	0	1	0	1	1	1
-6	15H	0	0	1	0	1	0	1
-8	13H	0	0	1	0	0	1	1
-10	11H	0	0	1	0	0	0	1
-12	0EH	0	0	0	1	1	1	0
-14	0AH	0	0	0	1	0	1	0
-15	00H	0	0	0	0	0	0	0

BBE Gain

Process

Gain (dB)	Hex. Notation	D7	D6	D5	D4
10.0	FH	1	1	1	1
9.0	EH	1	1	1	0
8.0	DH	1	1	0	1
7.0	СН	1	1	0	0
6.0	BH	1	0	1	1
5.5	AH	1	0	1	0
5.0	9H	1	0	0	1
4.5	8H	1	0	0	0
4.0	7H	0	1	1	1
3.5	6H	0	1	1	0
3.0	5H	0	1	0	1
2.5	4H	0	1	0	0
2.0	3H	0	0	1	1
1.5	2H	0	0	1	0
1.0	1H	0	0	0	1
0.5	ОH	0	0	0	0

Contour					
Gain (dB)	Hex Notation	D3	D2	D1	D0
10.0	FH	1	1	1	1
9.0	EH	1	1	1	0
8.0	DH	1	1	0	1
7.0	СН	1	1	0	0
6.0	BH	1	0	1	1
5.5	AH	1	0	1	0
5.0	9H	1	0	0	1
4.5	8H	1	0	0	0
4.0	7H	0	1	1	1
3.5	6H	0	1	1	0
3.0	5H	0	1	0	1
2.5	4H	0	1	0	0
2.0	3H	0	0	1	1
1.5	2H	0	0	1	0
1.0	1H	0	0	0	1
0.5	ОН	0	0	0	0

Surround Gain setting list

Gain (dB)	Hex. Notation	D2	D1	D0
10	7H	1	1	1
9	6H	1	1	0
8	5H	1	0	1
7	4H	1	0	0
6	3H	0	1	1
5	2H	0	1	0
4	1H	0	0	1
3	0H	0	0	0

Reference value : The setting table is a reference value persistently and the sctual use condition sometimes changes the gain of volume, the tone, surround. In case of data setting, we request confirmation.

(5) Notes on Data Transfer

This IC is equipped with the automatic increment function to improve the rate of data transfer. In addition to the data format shown in the under-mentioned Basic Format, the other data format Automatic Increment is also available for the data transfer.

1) Basic format

S Slave Address A Select Address A Data	А	Р



Audio ICs

2) Automatic Increment (The Select Address is incremented (by one) according to the number of data.)

	MSB		LSB		MSB	LSB		MSB		LSB		
s		Slave Address		А	Select Address		А		Data1, Data2, · · · · , DataN		А	Ρ

Example : <1> Data 1 shall be set as the data of the address specified by the Select Address.

<2> Data 2 shall be set as the data of the address specified by the Select Address +1.

<3> Data N shall be set as the data of the address specified by the Select Address +N-1.

³⁾ Configuration Unavailable for Transfer (In this case, the Select Address 1 only is set.)

	MSB LSB		MSB LSB		MSB LSB		MSB	LSB		MSB LSB		
S	Slave Address	А	Select Address	А	Data	А	Select Address 2		А	Data	Α	Р

Note : If any data is sent as the Select Address 2 immediately after the Data, such data is recognized as the Data, not the Select Address 2.

AGC

(1) Level Setting

The AGC suppression level can be set by the voltage of the AGDADJ terminal (31pin). Assuming that the suppression level is GC (mVrms) and the AGCADJ voltage is ADJ (V), setting can be expressed as follows:

GC=-286×ADJ+1186

The under-mentioned table shows a guideline of setting.

Suppression Level (mVrms)	AGCADJ Terminal Voltage (V)					
100	3.8					
200	3.45					
300	3.1					
400	2.75					

The level specified by the electrical characteristic is AGCADJ=3.45 (V) and the suppression level is approximately 200 (mVrms). Use the suppression level in a rage from 100 (mVrms) to 400 (mVrms). The under-mentioned chart shows the characteristic when the suppression level is set to 100 (mVrms), 200 (mVrms), 300 (mVrms) and 400 (mVrms).





Fig.2 AGC characteristics

(2) Setting of Attack Time and Release Time

In this IC, the Attack Time and Release Time can be set in the boost side and cut side of AGC separately.



The Attack Time and Recovery Time shall be set by a resistor in IC and external capacitor and resistor. The internal resistance is $R_{R1}=430\Omega$ and $R_{R2}=20K\Omega$ (Typ).


If the constant of capacitor C² of LS2 decreases, an amplification starting point is shifted in a direction of smaller input voltage. Moreover, the distortion rate also changes and becomes worse.

If the constant of capacitor C_1 of LS1C1 decreases, the distortion rate becomes worse. If the resistance value of R_{L1} increases, the suppression is reduced.

●SURROUND

(1) Setting of Frequency Characteristic


This IC has an output terminal (4pin) for the surround signal. The surround characteristic can be varied by adding an appropriate filter to this terminal. An example of characteristic that low-pass filter has been set is shown below :



ROHM

(2) Setting of Phase Shifter

This IC contains two stages of phase shifters. If none of two stages of phase shifters are not used, the pseudo-stereo function is also unavailable. If only one of these phase shifters is used, the normal of pseudo stereo may be spoiled.




(3) Surround and Pseudo-Stereo Operation

 $\Delta t_1 \Delta t_2$: Time delayed by a phase shifter


P1 P2 : Attenuation made by a phase shifter

E : Surround effect

1) Surround







The above-mentioned figures show the block diagram of surround and pseudo stereo ICs. The characteristics of surround and pseudo stereo can be varied by changing the effect. Moreover, the number of states of phase shifters can be increased by turning on a switch of loop. However, an operation becomes unstable if the gain of effect is increased while the switch of loop remains turning on. Therefore, the effect should be approximately 6 dB. Upon switching the surround and pseudo stereo to each other, be sure to turn on a switch at the stereo surround side of SSTE to prevent a shock sound.



●BBE

This IC is equipped with BBE to achieve the clear sound. The characteristic can be changed by an external constant. If any constant other than recommendable ones is used, please ask BBE for confirmation.


Frequency setting

$$f_{C1} = \frac{1}{2\pi \times 21.5k \times C1} = \frac{1}{2\pi \times 21.5k \times 0.033\mu} = 224Hz$$

$$f_{C2} = \frac{1}{2\pi \times 21.5k \times C2} = \frac{1}{2\pi \times 21.5k \times 0.0033\mu} = 2.24kHz$$

$$f_{C3} = \frac{1}{2\pi \times 21.5k \times C3} = \frac{1}{2\pi \times 56.2k \times 47p} = 60.3kHz$$


C1=Capacity between 6pin-7pin, and 27pin-26pin. C2=Capacity between 8pin-9pin, and 25pin-24pin.




fc3 is fixed at the inside.


Tone control

Setting of bass frequency





Setting of treble frequncy



Application





Fig.3

ROHM




•Operation notes

- We trust that an example of application circuits are recommendable and we would like to ask you to check the undermentioned notes and the characteristics carefully. If you will modify and external circuit constant upon use, you should allow for not only static characteristics but also transient characteristics, unexpected variation of external components and our ICs.
- 2. Operating power supply voltage range

Basic circuit function and operation can be guaranteed within the operating temperature range and within the operating power supply voltage range. Upon use, check those ranges carefully and specify the content, element, voltage and temperature.

3. Step switching noise

In an example of application circuit, an example of constant is set on VC1, VC2, TC and BC terminals. This constant varies depending on signal level setting, actual wiring pattern, etc. Specify each constant under careful study and examination. The internal equivalent circuit is shown below. (A primary integration circuit is set for gradual variation.)



4. Level setting of volume and tone

Attenuation to control serial data is stated as a reference value in our specifications. An internal D/A converter is configured by the R-2R method and, therefore, there is any data also in an area in which some data are not consecutive. Use is for fine adjustment. However, the volume must be within 8 bits (256 steps) and the tone must be 7 bits (64+1 steps).

5. I²C BUS control

High-frequency digital signal is inputted into the SCL terminal and SDA terminal. Therefore, However, wire not to interfere any analog signal system line.

6. Power-on Reset

This IC contains a circuit for initialization when the power supply turns on. Every channel volume has been set to become $-\infty$ when the power supply turns on. When the power supply is turned ON once and OFF and then ON again immediately, the said description may not be achieved if any load remains in a capacitor. In this case, apply muting until a command of I²C BUS has been sent.

7. Capacitor of VREF (8pin)

 100μ F is recommended as the capacity of power supply filter attached to VREF. If this capacity is decreased, the maximum attenuation of volume is deteriorated and the cross-talk also tends to become worse. This IC contains a precharge circuit and discharge circuit for capacitor attached to VREF.

BBE process

The BBE sound processor considers a loudspeaker and amplifier as total audio system, reproduces accurately "Rise of Sound" which characterizes the sound, by an appropriate signal processing at a stage before amplifier input, and makes the playback sound an original one as naturally as possible.

Problem in Sound Reproduction with Audio System and BBE Process

In general, for the natural sound, treble harmonic element is generated first and then bass basic wave element is produced. This is the same with the attack part which shows the characteristics of various musical instruments. The amplitude element, which forms a frequency element and envelope at the rise of sound, expresses the character of the sound. Therefore, to reproduce any sound with a playback system, it is very important to express accurately the rise of sound against the original sound. However, there is unavoidable mismatch between a loudspeaker and amplifier of today's audio playback system.


For example, a power amplifier with transistor operates as constant-voltage source, but mismatch cannot be avoided because one loudspeaker is a current element. Moreover, the impedance characteristic of loudspeaker is affected considerably by electric reactance of voice coil or mechanical reactance of cone assembly. As a result, the rise of sound is distorted and the phase of playback sound is deviated. Furthermore, due to the increase of treble impedance, the loudspeaker amplitude is reduced and the harmonic element is deteriorated. So the treble element is easy to be masked by a consequent middle tone element of high level, and the rise of sound is hard to be produced accurately.

BBE has been developed to solve those problems. BBE is a technology to reproduce the sound clearness more naturally by moving the delayed harmonic before the basic wave first to construct the same wave as that of the natural sound and then boosting slightly the treble which is easy to be attenuated. Because of the synergistic effect of phase correction and treble boost, the same clearness can be obtained by approximately half boost in comparison with a simple boost of equalizer. It has been ten years or more since BBE was introduced into many recording studios, PA, SR sites and broadcasting stations, and 100,000 or more units of BBE for professional have been using. BBE is designated by many musicians to improve the sound of vocal and musical instruments.

•Principle of Operation

To solve the problems in audio playback system mentioned in the previous page, the BBE processor processes a signal as follows:

Phase Correction



By dividing the input signal to three frequency bands, "Bass" (20 to 150 Hz), "Middle" (150Hz to 2.4kHz) and "Treble" (2.4k to 20kHz), and by adding them again, the phase difference –360° in Treble and –180° in Middle against Base are generated. These phase differences adjusts the time delay characteristic in every frequency band and minimizes the distortion of the rise of sound.

•Revision of harmonic element

Gain is applied to Treble, because the harmonic element (Treble element), of which gain is expected to be deteriorated depending on the loudspeaker characteristic, must be enhanced. However, if Treble is clear, it may seem that Bass is insufficient. This can be corrected by applying the gain to Bass.

There are many audio system characteristics. The most suitable correction effect for your system can be obtained by BBE.

•License agreement about patent and trademark

BBE is a registered trademark of BBE Sound Inc. Only authorized party, who is permitted to use the trademark and patent of BBE, can supply and sell BH3868BFS.

For such trademark and patent of BBE, please contact :

BBE Sound Inc. 5381 Production Drive Huntington Beach, CA 92649 Tel:(714)897-6766 Fax:(714)896-0736

•External dimensions (Units : mm)

